Welcome! You are viewing archived content of the Colfax Research project. For our current business page, see colfax-intl.com
It seems we can’t find what you’re looking for. Perhaps searching can help.
June 20, 2016 // 9 Comments
Heterogeneous Clustering with Homogeneous Code: Accelerate MPI Applications Without Code Surgery Using Intel Xeon Phi Coprocessors
Slide Deck for Colfax Developer Training on Parallel Programming
Installing Intel MPSS 3.3 in Arch Linux
Optimization Techniques for the Intel MIC Architecture. Part 1 of 3: Multi-Threading and Parallel Reduction
August 19, 2015 // 0 Comments
Interview with James Reinders: future of Intel MIC architecture, parallel programming, education
Capabilities of Intel® AVX-512 in Intel® Xeon® Scalable Processors (Skylake)
Intel® Python* on 2nd Generation Intel® Xeon Phi™ Processors: Out-of-the-Box Performance
Auto-Vectorization with the Intel Compilers: is Your Code Ready for Sandy Bridge and Knights Corner?
Copyright © 2011-2018 Colfax International