You are viewing archived content (2011-2018). For current research, visit


Browse our webinars and on-demand training on parallel programming, performance optimization for parallel processors, new technology and development tools. Some of our training programs feature remote access to training servers, original programming exercises and certificates of accomplishment.

“HOW” Series: Deep Dive


Learn Modern Code

Are you realizing the payoff of parallel processing? Are you aware that without code optimization, computational applications may perform orders of magnitude worse than they are supposed to?

The Web-based HOW Series training provides extensive knowledge needed to extract more of the parallel compute performance potential found in both Intel® Xeon® and Intel® Xeon Phi™ processors and coprocessors.

Practice New Skills

The HOW series is an experiential learning program comprising instructional and hands-on self-study components:

The instructional part: 10 lecture sessions with 1 hour of theory and 1 hour of practical demonstrations.

In the self-study part: we provide code for hands-on performance optimization exercises on Intel architecture processors.

MC² Series

“HOW” Series: Knights Landing

Knights Landing (KNL) Webinar Banner
This training is available at any time.


Optimization for Intel Xeon Phi Processors x200

As the leading provider of code modernization and optimization training, Colfax now offers a hands-on workshop (part of the HOW series) on the best practices for performance optimization for Intel® Xeon Phi processor family x200 (formerly Knights Landing). In this 2-hour webinar we will highlight the new processor features and perform hands-on demonstration of the programming and tuning techniques necessary for achieving the best performance on it.

Another Leap in Parallel Performance

The recently launched Intel Xeon Phi processor family x200 (formerly Knights Landing) boasts 2.5x higher theoretical peak performance and 3.5x higher performance per watt compared to the first generation. With on-board high-bandwidth memory (HBM) and optional integrated high-speed fabric – plus the availability of the bootable (socket) form-factor – these powerful components will transform the fundamental building block of technical computing.

What You Will Learn

The transformation of the scalable manycore coprocessor to a bootable processor is going to be a remarkable development in the parallel computing field and we are offering help to developers worldwide on getting the best out of the new processor. The webinar will help get you up to speed with:

  • Many Integrated Core (MIC) architecture
  • New features in Intel Xeon Phi processor family x200
  • Code porting and modernization strategy