Accelerating Public Domain Applications: Lessons from Models of Radiation Transport in the Milky Way Galaxy

In a Parallel Universe, Scientific Discovery Travels Faster than Light

Andrey Vladimirov, PhD




Intel Theater Presentation SC'13, Denver, CO, USA


The Planck oneyear all-sky survey Image credit: ESA, HFI and LFI consortia.

Building a 3D Model of the Milky Way Galaxy

Goal: build a 3D model of the Milky Way Galaxy using a large volume of 2D data from sky surveys.

An instance of a generic data analysis problem





One of possible realizations of 3D models of the Milky Way Galaxy (cosmic dust luminosity map calculated by the FRaNKIE code)


Building a 3D Model of the Milky Way Galaxy

Goal: build a 3D model of the Milky Way Galaxy using a large volume of 2D data from sky surveys.

An instance of a generic data analysis problem

Method: Bayesian inference. Simulate the Galaxy, assess the fit to data, refine 3D model parameters, rinse & repeat.

Challenge: modeling the process of stochastic heating of cosmic dust by starlight, in each voxel of a 3D grid, is very time consuming. With unoptimized code, **hundreds of CPU-years** for each run.



One of possible realizations of 3D models of the Milky Way Galaxy (cosmic dust luminosity map calculated by the FRaNKIE code)

Accelerating Radiation Transport Models for the Milky Way

Solution: use a <u>computing accelerator</u>, optimize existing code.

Calculation of Stochastic Heating and Emissivity of Cosmic Dust Grains with Optimization for the Intel Many-Core Architecture

Result: HEATCODE

HEterogeneous Architecture library for sTochastic COsmic **Dust Emissivity**

(open source, soon to be published)

Troy A. Porter¹, Andrey E. Vladimirov^{1,2}

Computer Physics Communications

Cosmic dust particles effectively it huate starlight. Their absorption of starlight produces emission spectra from the near- to far-infrared, which deputits on the sizes and properties of the dust grains, and spectrum of the heating radiation field. The nearto mid-integrated by the emissions by very small grains. Modeling the absorption of starlight by these particles is, however, computationally expensive and a significant bottleneck for self-consistent radiation transport codes treating the heating of dust by stars. In this paper, we summarize the formalism for computing the stochastic emissivity of cosmic dust, which was



Three Mainstream Routes

Framework

GPGPU + CUDA GPGPU or MIC
+
OpenCL or
Template Libraries

MIC (Xeon Phi) + C/C++, OpenMP

Maturity

Target Architecture

Development

Optimization

End-Users Must Know

Established

GPU only

Re-write in CUDA

for **GPU**

CUDA

Young

CPU, GPU and MIC

Re-write in OpenCL

for each platform

OpenCL


Brand new

CPU and MIC

Orchestrate Offload

common arch.

C/C++ and OpenMP




Offload to Xeon Phi and Out-of-Box Performance

Easy to offload the calculation to Xeon Phi:

- Represent data as bitwise-copyable arrays
- Insert #pragma offload into the code

```
void CalculateTransientEmissivity(
   const vector< const valarray<double>* > & inData,
   const vector< valarray<double>* > & outData) {
const int M = inData.size();
double* inDataBC = (double*) malloc(sizeof(double)*M*N);
for (int r = 0; r < M; r++)
 inDataBC[r*N:N] = (*inData[r])[0:N]
#pragma offload target(mic) \
   in(inDataBC : length(M*N)) out(outDataBC : length(M*N))
      #pragma omp parallel for
      for (int r = 0; r < M; r++) {
        /* ... proceed with calculation ... */
```



Dual-socket Intel Xeon E5-2670 CPU (16 cores total)
versus
Intel Xeon Phi 5110P coprocessor (60 cores)

Performance out of the box? No free lunch! \rightarrow

Optimization Strategies: "Without Your Space Helmet, Dave, You Are Going to Find That Rather Difficult"

1) Scale to 240 threads:

- Reduce memory footprint
- Increase iteration space, collapse nested loops
- Avoid synchronization

2) Vectorization:

- Rely on Intel compiler for auto-vectorization
- Guide compiler with pragma hints
- Pad/modify loop bounds

3) Memory traffic:

- Change order of operations for data locality
- Avoid dynamic memory allocation

4) General:

- Single precision everywhere
- Optimized math functions
- Precompute but not too much

Optimization Strategies: "Without Your Space Helmet, Dave, You Are Going to Find That Rather Difficult"

1) Scale to 240 threads:

- Reduce memory footprint
- Increase iteration space, collapse nested loops
- Avoid synchronization

2) Vectorization:


- Rely on Intel compiler for auto-vectorization
- Guide compiler with pragma hints
- Pad/modify loop bounds

3) Memory traffic:

- Change order of operations for data locality
- Avoid dynamic memory allocation

4) General:

- Single precision everywhere
- Optimized math functions
- Precompute but not too much




Heterogeneous Computing: Solid Rocket Boosters

- "Embarrassingly parallel" => easy to use the CPU in tandem with multiple coprocessors
- We use dynamic scheduling, assigning work-items to compute devices as they become available



After optimization, performance on Xeon Phi improved tremendously.

Did we achieve a MIC vs CPU speedup of 125x?




After optimization, performance on Xeon Phi improved tremendously.


Did we achieve a MIC vs CPU speedup of 125x?

Not really, because the CPU performance also grew by a large factor!

(important for end-users without a Xeon Phi)




Heterogeneous calculation (CPU + two Xeon Phi coprocessors) improves per-node performance even further.



Our optimizations had a positive effect with the GNU compiler

(important for end-users without an Intel compiler)



Peer Review: Houston, Do You Read Me?

How difficult is it to **read, understand and modify** the optimized MIC code for **end-users** without Xeon Phi programming knowledge?

BEFORE OPTIMIZATION

```
for (int f = fMax[gI]; f >= 1; --f) {
  for (int i = 0; i <= f; ++i) {
   ...</pre>
```

AFTER OPTIMIZATION

The code may get... stylistically challenging. But it is still C/C++ with OpenMP parallelism.

Click to Download Even If You Do Not Have a Xeon Phi

- CPU & each coprocessor is an independent compute device.
- Distribute & balance work across compute devices.
- Without coprocessors, fall back to the CPU.
- Same performance-critical code for CPUs and coprocessors.

```
/* nComputeDevices is the number of coprocessors that the end user
    wishes to employ, plus 1 if the host CPU is used as well */
omp set nested(1);
omp set num threads(nComputeDevices)
#pragma omp parallel for if (nComputeDevices > 1) schedule(dynamic,1)
for (int m = 0; m < nChunks; m++) {
  /* Bind one OpenMP thread to each device for scheduling */
  int iMic = omp get thread num() - computeOnHost;
  #pragma offload target(mic:iMic) if (iMic >= 0) in (...) out(...)
    omp set num threads(defaultThreadsForThisDevice)
    /* Spawn OpenMP threads within each compute device for processing */
    #pragma omp parallel for
    for (int r = 0; r < thisChunkSize; r++) {
      /* ... Code that runs either on the CPU or on the coprocessor
             qoes here. */
```

Click to Download Even If You Do Not Have an Intel Compiler

```
/* Compiler-specific hints can be
   protected with the preprocessor macro
    INTEL COMPILER to avoid compilation
  warnings from non-Intel compilers */
#ifdef INTEL COMPILER
#pragma vector aligned
#pragma simd
#endif
for (int i = 0; i < tempBins; i++) {
  /* ... */
/* Also for compiler-specific tuning */
#ifdef INTEL COMPILER
#define FASTLOG log2f
#define FASTEXP exp2f
#else
#define FASTLOG logf
#define FASTEXP expf
#endif
```

```
/* Code specific to Xeon Phi coprocessor programming
   can be protected with the macro __INTEL_OFFLOAD.
   It is defined only in Intel compilers that support
    the MIC architecture */
#ifdef __INTEL_OFFLOAD
#pragma offload_attribute(push, target(mic))
#endif

void RadiationFieldToTemperatureDistribution(...);

#ifdef __INTEL_OFFLOAD
#pragma offload_attribute(pop)
#endif
```

```
/* Macro _MIC__ protects coprocessor-specific tuning */
#ifdef _MIC__
    const int tuningParameter = 16;
#else
    const int tuningParameter = 8;
#endif
```

Summary: Acceleration with Xeon Phi Coprocessors for Public Domain Applications

- Same code for Xeon and Xeon Phi \rightarrow Do optimization only once
- CPU optimization is often a "low-hanging fruit": ~100x for HEATCODE
- Users without Xeon Phi can still use the application on the CPU
- Users without the Intel compiler can still use GCC
- Users without CUDA or OpenCL knowledge can understand and modify the code
- Forward-scalable to future many-/multi-core platforms

