

# MODERN CODE PRACTICES AND INTEL<sup>®</sup> ARCHITECTURE

### Part 2 of 3

Colfax International — colfaxresearch.com

November 2016



## DISCLAIMER

While best efforts have been used in preparing this training, Colfax International makes no representations or warranties of any kind and assumes no liabilities of any kind with respect to the accuracy or completeness of the contents and specifically disclaims any implied warranties of merchantability or fitness of use for a particular purpose. The publisher shall not be held liable or responsible to any person or entity with respect to any loss or incidental or consequential damages caused, or alleged to have been caused, directly or indirectly, by the information or programs contained herein. No warranty may be created or extended by sales representatives or written sales materials.



# **COURSE ROADMAP**

- Part 1: Multi-threading strategies
  - Minimizing synchronization
  - Avoiding false sharing
  - Exposing parallelism

## Part 2: Vectorization tuning

- Roles of compiler and developer
- Tuning with directives
- Data container optimization
- Language extensions
- Part 3: Memory traffic control
  - Maximizing cache utilization
  - Optimizing memory bandwidth
  - Intel Xeon Phi processors: high-bandwidth memory



#### **COURSE ROADMAP**

# **§2. INTEL ARCHITECTURE**

# **COMPUTING PLATFORMS**

# **COMPUTING PLATFORMS**



#### COMPUTING PLATFORMS

# **PERFORMANCE OPTIMIZATION**

# IT TAKES GOOD SOFTWARE TO UNLOCK THE PERFORMANCE!



#### Details on N-body simulation in Chapter 23 of this book

colfaxresearch.com/moderncode

#### PERFORMANCE OPTIMIZATION

© Colfax International, 2013–2016

# **OPTIMIZATION AREAS**

# Scalar Tuning

what goes on in the pipeline?

# Vectorization

is SIMD parallelism used well?

## Memory

is cache usage maximized or RAM access streamlined?

# Communication

can coordination in a distributed or heterogeneous system be improved?

# Threading

do cores cooperate efficiently?

# **§3. VECTORIZATION**

# SHORT VECTOR SUPPORT

Vector instructions – one of the implementations of SIMD (Single Instruction Multiple Data) parallelism.

Scalar Instructions



## Vector Instructions



# **CO-EXISTENCE WITH VECTORS**



**Utilize cores**: run multiple threads/processes (MIMD) **Utilize vectors**: each thread (process) issues vector instructions (SIMD)

colfaxresearch.com/moderncode



# **INSTRUCTION SETS IN INTEL ARCHITECTURE**



VECTORIZATION

# AUTOMATIC OR EXPLICIT VECTORIZATION

# WORKFLOW OF VECTOR COMPUTATION



AUTOMATIC OR EXPLICIT VECTORIZATION

$$I(a,b) = \int_{a}^{b} \frac{1}{\sqrt{x}} \mathrm{d}x$$

Rectangle method:

$$\Delta x = \frac{b-a}{n},$$
  

$$x_i = (i+1)\Delta x,$$
  

$$V(a,b) = \sum_{i=0}^{n-1} \frac{1}{\sqrt{x_i}} \Delta x + O(\Delta x).$$

float Integrate(const float a, const float b, 2 const int N) { 3 const float dx = (b-a)/float(n); 4 float S = 0.0f;5 for (int i = 0; i < n; i++) {</pre> 6 const float xi = dx\*float(i+1); 7 S += 1.0f/sqrtf(xi) \* dx; 8 9 return S; 10 11

#### AUTOMATIC OR EXPLICIT VECTORIZATION

© Colfax International, 2013–2016

# **INTEL INTRINSICS GUIDE**

### https://software.intel.com/sites/landingpage/IntrinsicsGuide

🥶 Intel Intrinsics Guide 🛛 🛪 🍕																					
🗧 🔒   https://software.intel.com/s	tes/landingpage/intrir	nsicsGui	de/#techs=M	MX,SS	E,SSE2	2,SSE3	3,SSSE	E3,SSE	C	Q, Sea	arch			÷	- ft	습	Ê		4	ø	=
(intel) Intrinsics Guide	The Intel Intrins	ics Guic uctions	le is an inter - including li	active ntel® S	refer 5SE, A	rence VX, A	tool AVX-5	for Int	tel intri nd mor	nsic inst e - withc	ructions, out the n	which ar	e C styl ite ass	e funo embly	tions code	that	prov	ide ac	cess f	to ×	1
Technologies																					۰.
MMX	mm_search																				2
Ø SSE																					
☑ SSE2	m1281 mm	bhe	enilé (	m128	4		m128	ы. b)													
SSE3																					
SSSE3																					
☑ SSE4.1	m1281 _mm	m1281 _mm_add_epi64 (m1281 a,m1281 b) paddq																			
SSE4.2	m1281 _mm_add_ep18 (m1281 a,m1281 b) padde																				
AVX	m128d _mm_add_pd (m128d a,m128d b) addpd																				
AVX2	Synopsis																				
🗆 FMA	m128d _mm_add_pd (m128d a,m128d b)																				
AVX-512	#include "emmintrin.h" Tenteurbinel added van																				
	CPUID Flags: SSE2																				
SVML	Description																				
Other	Add pashed d	auble m	nasisian (C.A. b.	a) floor	las no	olot ol	lanan		and has	ad store a	the results	in det									
	Add packed o	ouble-p	recision (64-D	n) noai	ung-bo	omten	temen	its in a	anu u, a	na store i	the results	inusc.									
Categories	Operation																				
Application-Targeted     Arithmetic	FOR $j := 0$ to 1																				
Bit Manipulation	i := j * 64 dst[i+63:i] := a[i+63:i] + b[i+63:i]																				
Cast	ENDFOR																				
Compare																					
Convert	Performance																				
Cryptography	Architecture	Latency	Throughput																		
Elementary Math Europtions	Haswell	3	0.8																		
General Support	Ivy Bridge	3	1																		

AUTOMATIC OR EXPLICIT VECTORIZATION

#### © Colfax International, 2013–2016

# IMPLEMENTATION WITH SSE4.2

```
float Integrate(const float a,
                  const float b, const int n) {
2
    m128 dx = mm set1 ps((b - a)/float(n));
3
    m128 S = mm set1 ps(0.0f);
    for (int i = 0; i < n; i += 4) {</pre>
      __m128i ip1 =
6
               _mm_set_epi32(i+4, i+3, i+2, i+1);
7
      __m128 ip1f = _mm_cvtepi32_ps(ip1);
8
      _m128 xi = _mm_mul_ps(dx, ip1f);
9
      m128 fi = mm rsqrt ps(xi);
10
      m128 dS = mm mul ps(fi, dx);
      S = mm add ps(S, dS);
12
    ConverterType c;
    c.v = S;
    return c.f[0] + c.f[1] + c.f[2] + c.f[3];
16
```

That is fine, *but*...

- ▶ Assuming n is a multiple of 4
- ▶ Only for SSE4.2 (circa 2011)
- ▶ No memory access. If we had some, peeling may be needed

11

13

14

15

17

# **AUTOMATIC VECTORIZATION OF LOOPS**

```
#include <cstdio>
2
  int main(){
     const int n=8:
     int i:
     int A[n] __attribute__((aligned(64)));
     int B[n] __attribute__((aligned(64)));
     // Initialization
     for (i=0; i<n; i++)</pre>
10
       A[i]=B[i]=i;
     // This loop will be auto-vectorized
13
     for (i=0; i<n; i++)</pre>
14
       A[i] + = B[i];
15
16
     // Output
17
     for (i=0: i<n: i++)</pre>
18
       printf("%2d %2d %2d\n", i, A[i], B[i]);
19
  }
20
```

```
vega@lyra% icpc autovec.cc -qopt-report
vega@lyra% cat autovec.optrpt
LOOP BEGIN at autovec.cc(14.3)
remark #15399: vectorization support:
unroll factor set to 2 [autovec.cc(14.3)]
remark #15300: LOOP WAS VECTORIZED
[autovec.cc(14,3)]
LOOP END
vega@lyra% ./a.out
0 0 0
  2 1
2
 4 2
3 6 3
4
 8 4
5 10 5
6 12 6
7 14 7
```

- Number of iterations must be known before start of loop
- Only innermost loops (possible to override)
- ▷ No vector dependence allowed
- ▶ Functions called from vector loops must be SIMD-enabled

-x[code] instructs the compiler to target specific processor features, including instruction sets and optimizations.

code	Target architecture
MIC-AVX512	Intel Xeon Phi processors (KNL)
CORE-AVX512	Fugure Intel Xeon processors
CORE-AVX2	Intel Xeon processor E3 v3 family
CORE-AVX-I	Intel Xeon processor E3 v2, E5 v2 and E7 v2 family
AVX	Intel Xeon processor E3 and E5 family
SSE4.2	Intel Xeon processor 55XX, 56XX, 75XX and E7 family
host	architecture on which the code is compiled

# LANGUAGE EXTENSIONS

Array notation is a method for specifying

slices of arrays (begin, length)

A[0:16] += B[32:16]; // B[32]...B[47] added to A[0]...A[15]

## ▶ a stride (begin, length, stride)

A[0:16:2] += B[32:16:4]; // B[32], B[36]...B[92] added A[0], A[2]...A[30]

## Multi-dimensional arrays

A[:][:] += B[:][:]; // Add B to A; arrays are of the same shape

Better than strided loops (e.g., this paper).

# EXPRESSIONS WITH ARRAY NOTATION MAY BE COMPLEX

## Example from http://xeonphi.com/papers/efft

```
evenrek[:] = evens[kk :kTILE:2];
  evenimk[:] = evens[kk+1:kTILE:2];
2
  oddrek [:] = odds [kk :kTILE:2];
3
4 oddimk [:] = odds [kk+1:kTILE:2];
  evens[kk :kTILE:2] = evenrek[:] + coslist[:]*oddrek[:] - sinlist[:]*oddimk[:];
  evens[kk+1:kTILE:2] = evenimk[:] + sinlist[:]*oddrek[:] + coslist[:]*oddimk[:];
  oddmirrek[:] = odds[size-kk :kTILE:-2];
  oddmirimk[:] = odds[size-kk+1:kTILE:-2];
  odds[size-kk :kTILE:-2] =
                        evenrek[:] - coslist[:]*oddrek[:] + sinlist[:]*oddimk[:];
  odds[size-kk+1:kTILE:-2] =
                       -evenimk[:] + sinlist[:]*oddrek[:] + coslist[:]*oddimk[:]:
  // ...
```

5

8

9

10 11

12

13

14

15 16

#### LANGUAGE EXTENSIONS

# SIMD-ENABLED FUNCTIONS

(formerly "elemental functions")

What if the implementation of a function is in a separate source code file (e.g., a library function)?

```
float my_simple_add(float x1, float x2){
  return x1 + x2;
}
```

```
// ...in a separate source file:
for (int i = 0; i < N, ++i) {
    output[i] = my_simple_add(inputa[i], inputb[i]);
}
```

will refuse to automatically vectorize this loop.

#### LANGUAGE EXTENSIONS

С

# SIMD-ENABLED FUNCTIONS MAY BE COMPLEX

### Example from http://xeonphi.com/papers/simd-lib

```
attribute ((vector)) float MyErfElemental(const float inx){
   // Computes analytic approximation of the error function
   const float x = fabsf(inx); // Take absolute value (in each vector lane)
   const float p = 0.3275911f: // Constant parameter across vector lanes
   const float t = 1.0f/(1.0f+p*x); // Expression in each vector lanes
   const float l2e = 1.442695040f; // log2f(expf(1.0f))
   const float e = exp2f(-x*x*l2e); // Transcendental in each vector lane
   float res = -1.453152027f + 1.061405429f*t; // Computing a polynomial
                                               // in each vector lane
   res = 1.421413741f + t*res:
   res =-0.284496736f + t*res:
   res = 0.254829592f + t*res:
   res *= e:
   res = 1.0f - t*res; // Analytic approximation in each vector lane
   return copysignf(res, inx); // Copy sign in each vector lane
```

2

з

5

6

7

8

9

10

11

12

13

14 15

#### LANGUAGE EXTENSIONS

# **UNIT-STRIDE ACCESS**

# **UNIT-STRIDE ACCESS**

Unit-stride access is optimal:

1 for (int i = 0; i < n; i++)
2 A[i] += B[i];</pre>

## Non-unit stride is slower:

Stochastic access may be vectorized (but not efficient):

It may be a question of changing the order of loop nesting, but sometimes you need to modify data structures:





# **UNIT-STRIDE ACCESS AT WORK**



Details on N-body simulation in Chapter 23 of this book

#### **UNIT-STRIDE ACCESS**

# **ALIGNMENT AND PADDING**

Array char\* p is n-byte aligned if ((size\_t)p%n==0).

Processor	Operation	Alignment					
Xeon (Westmere and earlier)	SSE load, store	16-byte					
Xeon (Sandy Bridge and later)	AVX load, store	32-byte (relaxed)					
Xeon Phi (1st gen)	IMCI load, store	64-byte (strict)					
Xeon Phi (1st gen)	DMA transfer in offload	4096-byte (preferred)					
Xeon Phi (2nd gen)	AVX-512 load, store	64-byte (relaxed)					

Why align: speed up vector load/stores, avoid false sharing (see Session 7), accelerate RDMA.

# WHAT HAPPENS WITHOUT ALIGNMENT

### Compiler may implement peel and remainder loops:

for (i = 0; i < n; i++) A[i] = ...



#### ALIGNMENT AND PADDING

## Data alignment on the stack

float A[n] \_\_attribute\_\_((aligned(64))); // 64-byte alignment applied

## Data alignment on the heap

1 float \*A = (float\*) \_mm\_malloc(sizeof(float)\*n, 64);

- ▶ A [0] is aligned on a 64-byte boundary.
- ▷ Very high alignment value may lead to wasted virtual memory.
- Fortran: directive or compiler argument -align array64byte

# PADDING MULTI-DIMENSIONAL CONTAINERS FOR ALIGNMENT

To use aligned instructions, you may need to pad inner dimension of multi-dimensional arrays to a multiple of 16 (in SP) or 8 (DP) elements.

#### Incorrect:

1 // A - matrix of size (n x n)
2 // n is not a multiple of 16
3 float\* A =
4 \_\_mm\_malloc(sizeof(float)\*n\*n, 64);
5 
6 for (int i = 0; i < n; i++)
7 // A[i\*n + 0] may be unaligned
8 for (int j = 0; j < n; j++)
9 A[i\*n + j] = ...</pre>

#### Correct:

```
1 // ... Padding inner dimension
2 int lda=n + (16-n%16); // lda%16==0
3 float* A =
4 __mm_malloc(sizeof(float)*n*lda, 64);
5 
6 for (int i = 0; i < n; i++)
7 // A[i*lda + 0] aligned for any i
8 for (int j = 0; j < n; j++)
9 A[i*lda + j] = ...
```

# **COMPILER DIRECTIVES**

# **VECTORIZATION PRAGMAS, KEYWORDS AND COMPILER ARGUMENTS**

- ⊳ #pragma simd
- ▷ #pragma vector always
- ▷ #pragma vector aligned | unaligned
- > \_\_assume\_aligned keyword
- ▷ #pragma vector nontemporal | temporal
- > #pragma novector
- ⊳ #pragma ivdep
- restrict qualifier and -restrict command-line argument
- ▷ #pragma loop count
- > -qopt-report -qopt-report-phase:vec
- ⊳ -0[n]
- ⊳ -x[code]

# **§4. LEARN MORE**





# **DEEP DIVE** WITH CODE MODERNIZATION EXPERTS



\*10x 2-hour sessions | 24-hour 2-weeks remote access to a system

### ISBN: 978-0-9885234-0-1 (508 pages, Electronic or Print)

Parallel Programming and Optimization with Intel<sup>®</sup> Xeon Phi<sup>™</sup> Coprocessors

Handbook on the Development and Optimization of Parallel Applications for Intel<sup>®</sup> Xeon<sup>®</sup> Processors and Intel<sup>®</sup> Xeon Phi<sup>™</sup> Coprocessors

© Colfax International, 2015



http://xeonphi.com/book



## **COLFAX RESEARCH**



#### http://colfaxresearch.com/



# Can't wait to get your hands on Knights Landing?





# Find out more at dap.xeonphi.com or contact us at dap@colfax-intl.com



# **BOOTABLE INTEL XEON PHI PROCESSORS**

- Bootable Host Processor
- ▶ RHEL/CentOS/SUSE/Win
- $\triangleright$  64 cores × 4 HT, 1.3 GHz
- $\triangleright \leq 384 \text{ GiB DDR4}, > 90 \text{ GB/s}$
- ▶ 16 GiB HBM, > 400 GB/s
- PCIe bus for networking

dap.xeonphi.com



**I FARN MORF**