

Primer on Computing with Intel Xeon Phi Coprocessors

Part 1 of 2: Introduction and Programming Models

Vadim Karpusenko and Andrey Vladimirov Colfax International

Intel HPC Developer Conference at SC14 in New Orleans, LA - November 16, 2014

Contents

§1 MIC Architecture, Programmer's Perspective§2 Programming Models

- Native Programming
- Offload Programming

\$3 Heterogeneous Computing with the MIC Architecture

- Inter-Operation of Offload, MPI and OpenMP
- File I/O in MPI Applications on Coprocessors

§4 Future-Proofing and Knights Landing

§5 Resources





§1. MIC Architecture from Developer's Perspective

Intel Xeon Phi Coprocessors and the MIC Architecture

- PCIe end-point device
- High Power efficiency
- ~ 1 TFLOP/s in DP
- Heterogeneous clustering



For highly parallel applications which reach the scaling limits on Intel Xeon processors

Xeon and Xeon Phi Family Product Performance

Many-core Coprocessors (Xeon Phi) vs Multi-core Processors (Xeon) —

- Better performance per system & performance per watt for parallel applications
- Same programming methods, same development tools.



 Xeon ran MP Linpack, Xeon Phi ran SMP Linpack. Expected performance difference between the two is estimated in the 3-5% range

Source: "Intel Xeon Product Family: Performance Brief"

Intel Xeon Phi Coprocessors and the MIC Architecture



- C/C++/Fortran; OpenMP/MPI
- Standard Linux OS
- Up to 768 GB of DDR3 RAM
- ≤12 cores/socket ≈3 GHz
- 2-way hyper-threading
- 256-bit AVX vectors



- C/C++/Fortran; OpenMP/MPI
- Special Linux μ OS distribution
- 6–16 GB cached GDDR5 RAM
- 57 to 61 cores at \approx 1 GHz
- 4 hardware threads per core
- 512-bit IMCI vectors

Linux μ OS on Intel Xeon Phi coprocessors (part of MPSS)

```
user@host% lspci | grep -i "co-processor"
06:00.0 Co-processor: Intel Corporation Xeon Phi coprocessor 3120 series (rev 20)
82:00.0 Co-processor: Intel Corporation Xeon Phi coprocessor 3120 series (rev 20)
user@host% sudo service mpss status
mpss is running
user@host% cat /etc/hosts | grep mic
172.31.1.1 host-mic0 mic0
172.31.2.1 host-mic1 mic1
user@host% ssh mic0
user@mic0% cat /proc/cpuinfo | grep proc | tail -n 3
processor : 237
processor : 238
processor : 239
user@mic0% ls /
amplxe dev home lib64 oldroot proc sbin sys
                                                             usr
bin etc lib linuxrc opt root
                                            sep3.10
                                                      tmp
                                                             var
```

Details of the MIC Architecture

Die Organization Diagram



Core Topology



SIMD Operations

SIMD — Single Instruction Multiple Data

Scalar Loop

SIMD Loop

L	for (i	= 0; i	< n; i++)
2	A[i]	= A[i]	+ B[i];

for (i = 0; i	<	n; i += 16)
A[i:(i+16)]	=	A[i:(i+16)] + B[i:(i+16)];

Each SIMD addition operator acts on 16 numbers at a time.



Instruction Sets in Intel Architectures

Instruction	Year and Intel Processor	Vector	Packed Data Types
Set		registers	
MMX	1997, Pentium	64-bit	8-, 16- and 32-bit integers
SSE	1999, Pentium III	128-bit	32-bit single precision FP
SSE2	2001, Pentium 4	128-bit	8 to 64-bit integers; SP & DP FP
SSE3-SSE4.2	2004 - 2009	128-bit	(additional instructions)
AVX	2011, Sandy Bridge	256-bit	single and double precision FP
AVX2	2013, Haswell	256-bit	integers, additional instructions
IMCI	2012, Knights Corner	512-bit	32- and 64-bit integers;
	Intel Xeon Phi coproc.		single & double precision FP
AVX-512	(future) Knights Landing	512-bit	32- and 64-bit integers; single & double precision FP

Three Layers of Parallelism



Three Layers of Parallelism



Three Layers of Parallelism





Examples of Solutions with the Intel MIC Architecture





Colfax's CXP7450 workstation with
two Intel Xeon Phi coprocessorsColfax's CXP9000 server with eight
Intel Xeon Phi coprocessors

xeonphi.com

Data and Task Parallelism (Vectors and Cores)



Memory Access Pattern



§2. Programming Models and Application Porting

Offload and Native modes

• Explicit offload mode:



• Native mode:



Native Programming

Native Execution

1

3

4

5

6

"Hello World" application:

```
#include <stdio h>
  #include <unistd.h>
2
  int main(){
      printf("Hello world! I have %ld logical cores.\n",
      sysconf(_SC_NPROCESSORS_ONLN ));
  }
```

Compile and run on host:

```
user@host% icc hello.c
user@host% ./a.out
Hello world! I have 32 logical cores.
user@host%
```

Native Execution

Compile and run the same code on the coprocessor in the native mode:

```
user@host% icc hello.c -mmic
user@host% scp a.out mic0:~/
a.out 100% 10KB 10.4KB/s 00:00
user@host% ssh mic0
user@mic0% pwd
/home/user
user@mic0% ls
a out
user@mic0% ./a.out
Hello world! I have 240 logical cores.
user@mic0%
```

- Use -mmic to produce executable for MIC architecture
- Must transfer executable to coprocessor (or NFS-share) and run from shell
- Native MPI applications work the same way (need Intel MPI library)

Porting User Applications for Native Execution

Simple CPU applications can be compiled for native execution on Xeon Phi coprocessors by supplying the flag "-mmic" to the Intel compiler:

user@host% icpc -c myobject1.cc -mmic user@host% icpc -c myobject2.cc -mmic user@host% icpc -o myapplication myobject1.o myobject2.o -mmic

Same for coprocessor-only MPI applications:

```
user@host% mpiicpc -c myobject1.cc -mmic
user@host% mpiicpc -c myobject2.cc -mmic
user@host% mpiicpc -o myapplication myobject1.o myobject2.o -mmic
```

Native Applications with Autotools

- Use the Intel compiler with flag -mmic
- Eliminate assembly and unncecessary dependencies
- Use --host=x86_64 to avoid "program does not run" errors

Example, the GNU Multiple Precision Arithmetic Library (GMP):

```
user@host% wget https://ftp.gnu.org/gnu/gmp/gmp-5.1.3.tar.bz2
user@host% tar -xf gmp-5.1.3.tar.bz2
user@host% cd gmp-5.1.3
user@host% ./configure CC=icc CFLAGS="-mmic" --disable-assembly --host=x86_64
...
user@host% make
...
```

Running Native MPI Applications on Coprocessors

```
user@host% export I_MPI_MIC=1
user@host% mpiicpc -mmic -o HelloMPI.MIC HelloMPI.c
user@host% scp HelloMPI.MIC mic0:~/
user@host% mpirun -host mic0 -np 2 ~/HelloMPI.MIC
Hello World from rank 1 running on host-mic0!
Hello World from rank 0 running on host-mic0!
MPI World size = 2 processes
```

- Enable the MIC architecture in Intel MPI: I_MPI_MIC=1
- Copy or NFS-share MPI library & executables with coprocessor
- Use mpiicpc with -mmic to compile
- Launch as if mic0 is a remote host

Native Heterogeneous Clustering in Action

Heterogeneous Clustering with Homogeneous Code: Asian Option Pricing

- Monte Carlo method
- MPI + OpenMP + automatic vectorization
- The same C code for clusters of a) CPUs
 - b) Coprocessors
 - c) CPUs+Coprocessors (heterogeneous)
- No code modification to run on the Intel MIC architecture
- No platform-specific tunning
- Bridged network configuration





More information in paper at xeonphi.com/papers/heterogeneous

Compututing with Xeon Phi

Native Programming

Offload Programming

Explicit Offload Programming Model "Hello World" in the explicit offload model:

```
#include <stdio.h>
2
   int main(int argc, char * argv[] ) {
3
4
       printf("Hello World from host!\n");
5
6
   #pragma offload target(mic)
7
8
       ł
           printf("Hello World from coprocessor!\n"); fflush(0);
9
       }
10
11
       printf("Bye\n");
12
   }
13
```

Application launches and runs on the host, but some parts of code and data are moved ("offloaded") the coprocessor.

Compiling and Running an Offload Application

```
user@host% icpc hello_offload.cpp -o hello_offload
user@host% ./hello_offload
Hello World from host!
Bye
Hello World from coprocessor!
```

- Code inside of #pragma offload is offloaded automatically
- Console output on Intel Xeon Phi coprocessor is buffered and mirrored to the host console
- If coprocessor is not installed, code inside #pragma offload may fall back to the host system

Offloading Functions and Data

```
int* __attribute__((target(mic))) data;
__attribute__((target(mic))) void MyFunction(int* foo) {
    // ... implement function as usual
}
int main(int argc, char * argv[] ) {
   11 ...
#pragma offload target(mic) inout(data : length(N))
        MyFunction(data):
    }
}
```

 Functions and data used on coprocessor must be marked with the specifier __attribute__((target(mic)))

2

3

5 6

7

8

9 10

11

12

13

Data Marshalling for Dynamically Allocated Data

- #pragma offload recognizes clauses in, out, inout and nocopy
- Data size (length), alignment, redirection, retention, and other properties may be specified
- Marshalling is required for pointer-based data

Multiple Coprocessors and Fallback to Host

```
const int nDevices = Offload number of devices():
1
  #pragma omp parallel num_threads(nDevices) if(nDevices>0)
2
3
      const int iDevice = omp_get_thread_num();
4
  #pragma offload target(mic: iDevice) if(nDevices>0)
5
6
          MyFunction(/*...*/);
7
        }
8
    }
9
```

- Up to 8 coprocessors, up to 32 host threads
- All offloads start simultaneously and block the respective thread

Asynchronous Offload

- By default, #pragma offload blocks until offload completes
- Use clause "signal" with any pointer to avoid blocking
- Use #pragma offload_wait to block where needed

```
char* offload0;
#pragma offload target(mic:0) signal(offload0) in(data : length(N))
{ /* ... will not block code execution because of clause "signal" */ }
DoSomethingElse();
/* Now block until offload signalled by pointer "offload0" completes */
#pragma offload_wait target(mic:0) wait(offload0)
```

• Used to overlap communication with computation

Compututing with Xeon Phi

2

3 4

5 6

Offload Programming

Alternative: Virtual-shared Memory Model

```
_Cilk_shared int arr[N]; // This is a virtual-shared array
2
  _Cilk_shared void Compute() { // This function may be offloaded
      // ... function uses array arr[]
  }
5
6
  int main() {
7
      // arr[] can be initialized on the host
8
      _Cilk_offload Compute(); // and used on coprocessor
9
      // and the values are returned to the host
10
11
```

- Alternative to Explicit Offload
- Data synced from host to coprocessor before the start of offload
- Data synced from coprocessor to host at the end of offload

§3. Heterogeneous Computing with the MIC Architecture

Heterogeneous Computing with the MIC Architecture

Inter-Operation of Offload, MPI and OpenMP

Teaming Xeon and Xeon Phi Coprocessors

Programming models allow a range of CPU+MIC coupling modes



Heterogeneous Distributed Computing with Xeon Phi

Option 1: MPI+OpenMP with Offload.

- MPI processes are multi-threaded with OpenMP.
- MPI runs only on CPUs.
- MPI processes offload to coprocessor(s).
- OpenMP in offload regions.



Heterogeneous Distributed Computing with Xeon Phi

Option 2: Symmetric pure MPI (native mode).

- MPI processes on hosts
- Native MPI processes on the coprocessor.
- No OpenMP.
- xeonphi.com/papers/p2p



Heterogeneous Distributed Computing with Xeon Phi

Option 3: Symmetric hybrid MPI+OpenMP.

- MPI processes on hosts
- Native MPI processes on the coprocessor.
- Multi-threading with OpenMP.
- xeonphi.com/papers/p2p



File I/O in MPI Applications on Coprocessors

- Files are stored in the coprocessor RAM
- Does not survive MPSS restart or host reboot
- Fastest method
- Good for local pre-staged input or runtime scratch data



Virtio Transfer to Local Host Drives

- Files are stored on a physical or virtual drive on the host
- Written data persistent across reboots
- Fast method
- Cannot share a drive between coprocessors
- Good for distributed checkpointing



Network Storage

- Files are stored on a remote file server
- Can share a mount point across the cluster
- Lustre has scalable performance
- NFS is slow but easy to set up
- More information: xeonphi.com/papers/io



§4. Future-Proofing and Knights Landing

Future-Proofing: Reliance on Compiler and Libraries



Next Generation MIC: Knights Landing (KNL)

- 2nd generation MIC product: code name Knights Landing (KNL)
- Intel's 14 nm manufacturing process
- A processor (running the OS) or a coprocessor (PCIe device)
- On-package high-bandwidth memory w/flexible memory models: flat, cache, & hybrid
- Intel Advanced Vector Extensions AVX-512 (public)



Source: Intel Newsroom

Getting Ready for the Future

- Porting HPC applications to today's MIC architecture makes them ready for future architectures, such as KNL
- Xeon, KNC and KNL are not binary compatible, therefore assembly-level tuning will not scale forward.
- Reliance on compiler optimization and using optimized libraries (such as Intel MKL) ensures future-readiness.



Source: Intel Newsroom

Intel® Xeon Phi[™] Product Family Roadmap The Faster Path to Discovery



All products, computer systems, dates and rigures specified are preliminary based on current expectations, and are subject to change without notice. 10er Tradip if paid tworked doub precise performance is primitary and based on current expectations of care, clob frequency and faulty point operations per cyclic. FLOM - current cache heapency a flasting point operations per second per cyclic.

Source: https://www.brighttalk.com/webcast/10773/116329



Source: https://www.brighttalk.com/webcast/10773/116329

Colfax Developer Training

Colfax runs one-day and four-day trainings for organizations and individuals on parallel programming with Intel Xeon Phi coprocessors.



Information: xeonphi.com/training

Additional Reading

It all comes down to PARALLEL PROGRAMMING ! (applicable to processors and Intel® Xeon Phi™ coprocessors both)

Forward, Preface Chapters:

- Introduction
- High Performance Closed Track

Test Drive!

- A Friendly Country Road Race
- Driving Around Town:
 Optimizing A Real-World
 Code Example
- Lots of Data (Vectors)
- Lots of Tasks (not Threads)
- Offload
- Coprocessor Architecture
- Coprocessor System Software
- Linux on the Coprocessor
- ... Math Library
- 12. MPI
- Profiling and Timing
 Summary

Glossary, Index

Learn more about this book: lotsofcores.com

Intel[®] Xeon Phi[™] Coprocessor High Performance Programming

Jim Jeffers, James Reinders

Intel® Xeon Phi™ Coprocessor High Performance Programming.

Available since February 2013.

This book belongs on the bookshelf of every HPC professional. Not only does it successfully and accessibly teach us how to use and obtain high performance on the Intel MIC architecture, it is about much more than that. It takes us back to the universal fundamentals of highperformance computing including how to think and reason about the performance of algorithms mapped to modern architectures, and it puts into your hands powerful tools that will be useful for vears to come. -Robert J. Harrison Institute for Advanced Computational Science, Stony Brook University

(intel)

Jim Jeffers, James Reinders, (c) 2013, publisher: Morgan Kaufmann *C 2013, James Renders & Jm Jeffers, book image used with permission

Future-Proofing and Knights Landing

© Colfax International, 2014

Additional Reading

Available November 17, 2014



www.lotsofcores.com

- 28 chapters
- 69 expert contributors
- Numerous "Real World" Code "Recipes" and examples using OpenMP, MPI, TBB, C, C++, OpenCL, Fortran.
- Successful techniques, tips for vectorization, scalable parallel coding, load balancing, data structure and memory tuning, applicable to both processors and coprocessors!
- All figures, diagrams and code freely downloadable. (Nov'14)

Next Session Starting in 15 Minutes

- Example: N-body simulation
- Optimization essentials
- Node-level tuning
- Scalability in a cluster





Future-Proofing and Knights Landing

Thank you for tuning in, and have a wonderful journey to the Parallel World!

http://research.colfaxinternational.com/

P.S.: We are hiring! xeonphi.com/jobs

§5. Resources/Backup Slides

Reference Guides

- Intel C++ Compiler 14.0 User and Reference Guide
- Intel VTune Amplifier XE User's Guide
- Intel Trace Analyzer and Collector Reference Gude
- Intel MPI Library for Linux* OS Reference Manual
- Intel Math Kernel Library Reference Manual
- Intel Software Documentation Library
- MPI Routines on the ANL Web Site
- OpenMP Specifications

Intel's Top 10 List

- Download programming books: "Intel Xeon Phi Coprocessor High Performance Programming" by Jeffers & Reinders, and "Parallel Programming and Optimization with Intel Xeon Phi Coprocessors" by Colfax.
- Watch the parallel programming webinar
- Sookmark and browse the mic-developer website
- Bookmark and browse the two developer support forums: "Intel MIC Architecture" and "Threading on Intel Parallel Architectures".
- Consult the "Quick Start" guide to prepare your system for first use, learn about tools, and get C/C++ and Fortran-based programs up and running

Intel's Top 10 resources list: http://xeonphi.com/top10

Compututing with Xeon Phi

Resources/Backup Slides

Intel's Top 10 List (continued)

- Try your hand at the beginning lab exercises
- Try your hand at the beginner/intermediate real world app exercises
- Browse the case studies webpage to view examples from many segments
- Begin optimizing your application(s); consult your programming books, the ISA reference manual, and the support forums for assistance.
- One your skills by watching more advanced video workshops

Intel's Top 10 resources list: http://xeonphi.com/top10