

## PROGRAMMING AND OPTIMIZATION FOR INTEL® ARCHITECTURE

Hands-On Workshop (HOW) Series "Deep Dive" Session 9

Colfax International — colfaxresearch.com



#### DISCLAIMER

While best efforts have been used in preparing this training, Colfax International makes no representations or warranties of any kind and assumes no liabilities of any kind with respect to the accuracy or completeness of the contents and specifically disclaims any implied warranties of merchantability or fitness of use for a particular purpose. The publisher shall not be held liable or responsible to any person or entity with respect to any loss or incidental or consequential damages caused, or alleged to have been caused, directly or indirectly, by the information or programs contained herein. No warranty may be created or extended by sales representatives or written sales materials.



### **COURSE ROADMAP**

- ▷ Module I. Programming Models
  - 01. Intel Architecture and Modern Code
  - 02. Xeon Phi, Coprocessors, Omni-Path
- ▷ Module II. Expressing Parallelism
  - 03. Automatic vectorization
  - 04. Multi-threading with OpenMP
  - 05. Distributed Computing, MPI
- ▷ Module III. Performance Optimization
  - 06. Optimization Overview: N-body
  - 07. Scalar tuning, Vectorization
  - 08. Common Multi-threading Problems
  - 09. Multi-threading, Memory Aspect
  - 10. Access to Caches and Memory

### **HOW SERIES ONLINE**

#### Course page: colfaxresearch.com/how-series

- ▶ Slides
- ⊳ Code
- ▶ Video
- ▶ Chat

#### More workshops: colfaxresearch.com/training





#### **GET YOUR QUESTIONS ANSWERED: CHAT**



#### colfaxresearch.com/how-series



#### **GET YOUR QUESTIONS ANSWERED: FORUMS**

 READ
 WATCH
 LEARN
 FORUMS
 CONNECT
 JOIN

 Forum

 Colfax Cluster

 Discussion of Colfax Cluster usage policies, troubleshooting.

 Developer Training, HOW Series

 Questions about any of the Colfax trainings? Usage of training servers, experience with specific exercises, inquiries on what's inside, suggestions for

#### **Performance Optimization and Parallelism**

future trainings - post them here.

Discuss with Colfax Research and colleagues any topics related to computational science, parallel programming, performance optimization and code modernization.

### colfaxresearch.com/forum

#### RESOURCES

- All registrants receive an invitation from cluster@colfaxresearch.com
- Queue-based access to Intel Xeon E5, Intel Xeon Phi (KNC and KNL)
- Can access the cluster the entire 2 weeks of the workshop





# §2. REFRESH

#### **PERFORMANCE OPTIMIZATION**

### **COMPUTING PLATFORMS**



#### **OPTIMIZATION AREAS**



### **CORES, THREADS AND OPENMP**

#### **PROCESSOR HIERARCHY**



#### CORES, THREADS AND OPENMP

#### SCALABILITY EXPECTATIONS: MIC VERSUS CPU



CORES, THREADS AND OPENMP

# **§3. MULTI-THREADING II: MEMORY ASPECT**

#### **THREAD AFFINITY**

### WHAT IS THREAD AFFINITY

- OpenMP threads may migrate between cores
- ▷ Forbid migration improve locality increase performance
- Affinity patterns "scatter" and "compact" may improve cache sharing, relieve thread contention



### THE KMP\_HW\_SUBSET ENVIRONMENT VARIABLE

#### Control the # of cores and # of threads per core:

```
KMP_HW_SUBSET=[<cores>c,]<threads-per-core>t
```

vega@lyra-mic0% export KMP\_HW\_SUBSET=3t # 3 threads per core vega@lyra-mic0% ./my-native-app

#### or

```
vega@lyra% export MIC_ENV_PREFIX=XEONPHI
vega@lyra% export KMP_HW_SUBSET=1t # 1 thread per core on host
vega@lyra% export XEONPHI_KMP_HW_SUBSET=2t # 2 threads per core on Xeon Phi
vega@lyra% ./my-offload-app
```

#### THE KMP\_AFFINITY ENVIRONMENT VARIABLE

KMP\_AFFINITY=[<modifier>,...]<type>[,<permute>][,<offset>]

modifier:

- verbose/nonverbose
- > respect/norespect
- warnings/nowarnings
- granularity=core or thread

The most important argument is type:

- ▷ compact: place threads as *close to each* other as possible
- ▷ scatter: place threads as *far from each* other as possible

THREAD AFFINITY

▶ type=disabled or none.

proclist=[<proc list>]

▶ type=explicit,

b type=compact, scatter or balanced

© Colfax International, 2013–2017

#### OMP\_PROC\_BIND AND OMP\_PLACES VARIABLES

#### Control the binding pattern, including nested parallelism:

OMP\_PROC\_BIND=type[,type[,...]]

Here type=true, false, spread, close or master.

Comma separates settings for different levels of nesting (OMP\_NESTED must be enabled).

#### Control the granularity of binding:

OMP\_PLACES=<threads|cores|sockets|(explicit)>

### **THREAD AFFINITY: SCATTER PATTERN**

Generally beneficial for bandwidth-bound applications. OMP\_NUM\_THREADS={1 thread/core} or KMP\_HW\_SUBSET=1t KMP\_AFFINITY=scatter,granularity=fine



THREAD AFFINITY

### **THREAD AFFINITY: COMPACT PATTERN**

Generally beneficial for compute-bound applications.
OMP\_NUM\_THREADS={2(4) threads/core on Xeon (Xeon Phi)}
KMP\_AFFINITY=compact,granularity=fine



THREAD AFFINITY

### PARALLELISM AND AFFINITY INTERFACES

Intel-specific (in order of priority):

- > Functions (e.g., kmp\_set\_affinity())
- Compiler arguments (e.g., -par-affinity)
- Environment variables (e.g., KMP\_AFFINITY)

Defined by the OpenMP standard (in order of priority):

- Clauses in pragmas (e.g., proc\_bind)
- Functions (e.g., omp\_set\_num\_threads())
- Environment variables (e.g., OMP\_PROC\_BIND)

#### **IMPACT OF AFFINITY ON BANDWIDTH**



- Without affinity: "fortunate" and "unfortunate" runs
- With affinity "scatter": consistently good performance

#### Plot from this paper

### NUMA LOCALITY

### NUMA ARCHITECTURES

# NUMA = Non-Uniform Memory Access. Cores have fast access to local memory, slow access to remote memory.





#### **Examples:**

- Multi-socket Intel Xeon processors
- Second generation Intel Xeon Phi in sub-NUMA clustering mode

#### NUMA LOCALITY

### **ALLOCATION ON FIRST TOUCH**

- Memory allocation occurs not during \_mm\_malloc(), but upon the first write to the buffer ("first touch")
- ▷ Default NUMA allocation policy is "on first touch"
- For better performance in NUMA systems, initialize data with the same parallel pattern as during data usage

```
float* A = (float*)_mm_malloc(n*m*sizeof(float), 64);
// Initializing from parallel region for better performance
#pragma omp parallel for
for (int i = 0; i < n; i++)
for (int j = 0; j < m; j++)
A[i*m + j] = 0.0f;</pre>
```

2

### **FIRST-TOUCH ALLOCATION POLICY**

#### Poor First-Touch Allocation



#### Good First-Touch Allocation



NUMA LOCALITY

#### **IMPACT OF FIRST-TOUCH ALLOCATION**





### BINDING TO NUMA NODES WITH numactl

libnuma – a Linux library for fine-grained control over NUMA policy
 numactl – a tool for global NUMA policy control

```
vega@lvra% numactl --hardware
available: 2 \mod (0-1)
node 0 cpus: 0 1 2 3 4 5 12 13 14 15 16 17
node O size: 65457 MB
node O free: 24426 MB
node 1 cpus: 6 7 8 9 10 11 18 19 20 21 22 23
node 1 size: 65536 MB
node 1 free: 53725 MB
node distances:
node 0 1
 0: 10 21
 1: 21 10
vega@lyra% numactl --membind=<nodes> --cpunodebind=<nodes> ./myApplication
```

#### NUMA LOCALITY

#### **NESTED PARALLELISM**

#### NESTED PARALLELISM WITH OPENMP



- Tune granularity of parallelism
- Improve resource sharing in NUMA systems

#### **MOTIVATION FOR NESTED PARALLELISM**



33

#### **NESTED PARALLELISM**

#### Xeon

#### Xeon Phi

- ▷ OMP\_NUM\_THREADS=2,14
- > OMP\_NESTED=1 OMP\_PROC\_BIND=spread,close OMP\_PLACES=cores
- > KMP\_HOT\_TEAMS\_MODE=1
  KMP\_HOT\_TEAMS\_MAX\_LEVEL=2
  OMP\_MAX\_ACTIVE\_LEVELS=2

- DMP\_NUM\_THREADS=60,4OMP\_NESTED=1
  - OMP\_PROC\_BIND=spread,close OMP\_PLACES=threads
- KMP\_HOT\_TEAMS\_MODE=1
  KMP\_HOT\_TEAMS\_MAX\_LEVEL=2
  OMP\_MAX\_ACTIVE\_LEVELS=2

#### SMALL MATRIX LU DECOMPOSITION WITH NESTED PARALLELISM

#### Decomposing $10^3$ small square matrices of size $1024 \times 1024$ .



#### See HOW Series "Tools" (MKL webinar).

NESTED PARALLELISM

# **§4. REVIEW AND WHAT'S NEXT**

This session:

- 1. Setting affinity prevents thread migration
- 2. Affinity pattern "scatter" for bandwidth-bound
- 3. Affinity pattern "compact" for compute-bound
- 4. NUMA locality: use parallel first touch
- 5. Nested parallelism: reduce memory overhead/expose more work-items

#### Next session: optimization of memory traffic.

#### **COLFAX RESEARCH**



#### https://colfaxresearch.com/

#### **REVIEW AND WHAT'S NEXT**