
"Double Rewards" of Porting Scientific Applications to the Intel MIC Architecture







Andrey Vladimirov Colfax International

Presentation at Institute for Nuclear and Particle Astrophysics, Lawrence Berkeley National Laboratory

Intel MIC Architecture



Intel Xeon processors (multi-core CPUs)

- C/C++/Fortran; OpenMP/MPI
- Standard Linux OS
- Up to 768 GB of DDR3 RAM
- Up to 12 cores at ~ 3 GHz
- 2-way hyper-threading
- 256-bit AVX vectors




Intel Xeon Phi coprocessors (Many Integrated Core, or MIC)

- C/C++/Fortran; OpenMP/MPI
- Special μOS Linux
- 6-16 GB of onboard GDDR5
- 57 to 61 cores at ~ 1 GHz
- 4-way hyper-threading
- 512-bit IMCI vectors

Same Code, Better Performance


- For highly parallel applications
- Same code for CPU and MIC
- Similar optimization strategies
- Xeon Phi is 2x-3x faster than Xeon CPU of comparable cost and thermal design power
- Theoretical peak performance:

 1 TFLOP/s in DP (75% usable);
 350 GB/s on-board RAM bandwidth (50% usable)



Case study: HEATCODE

Knights Corner Core Diagram



Lightweight cores (fewer smart hardware elements, lower clock speeds) make MIC **more power-efficient** than CPU at the cost of **specialization** for parallel applications.

Coprocessor as Independent Compute Node

```
user@host% lspci | grep -i "co-processor"
06:00.0 Co-processor: Intel Corporation Device 2250 (rev 11)
82:00.0 Co-processor: Intel Corporation Device 2250 (rev 11)
user@host% sudo service mpss status
mpss is running
user@host% cat /etc/hosts | grep mic
172.31.1.1 host-mic0 mic0
172.31.2.1 host-mic1 mic1
user@host% ssh mic0
user@mic0% cat /proc/cpuinfo | grep proc | tail -n 3
processor: 237
processor: 238
processor: 239
user@mic0% ls /
amplxe dev home lib64 oldroot proc sbin sys
                                                           usr
bin etc lib linuxrc opt root sep3.10 tmp
                                                           var
```

Xeon Phi runs a Linux μOS, which supports **networking** (\Rightarrow TCP, SSH, LDAP, MPI) and **file storage** in RAM disk (\Rightarrow NFS). "**Computer inside of a computer**".

Programming Models for the MIC Architecture


Native Model


application runs directly on coprocessor


Use Xeon Phi as an independent compute node

```
#include <stdio.h>
#include <unistd.h>
int main(){
   printf("Hello world! I have %ld logical cores.\n",
        sysconf(_SC_NPROCESSORS_ONLN ));
}

user@host% icc hello.c -mmic
   user@host% scp a.out mic0:~/
   user@host% ssh mic0
   user@mic0% ./a.out
Hello world! I have 240 logical cores.
   user@mic0%
```







Compute Node 3

Programming Models for the MIC Architecture

Offload Models


application runs on host, communicates w/coprocessor


Explicit offload (pragma-based)

Virtual-shared Memory

```
#include <stdio.h>
int main(int argc, char * argv[] ) {
   printf("Hello World from host!\n");
#pragma offload target(mic)
   {
     printf("Hello World from coprocessor!\n"); fflush(0);
   }
   printf("Bye\n");
}
```

user@host% icpc hello_offload.cpp -o hello_offload
user@host% ./hello_offload
Hello World from host!
Bye
Hello World from coprocessor!






Case Study: Building a 3D Model of the Milky Way Galaxy using 2D Sky Surveys

Goal: build a 3D model of the Milky Way Galaxy using a large volume of 2D data from sky surveys.


Method: Bayesian inference. Simulate the Galaxy, assess the fit to data, refine 3D model parameters, rinse & repeat.

Challenge: modeling the process of stochastic heating of cosmic dust by starlight, in each voxel of a 3D grid, is very time consuming. With unoptimized code, **hundreds of CPU-years** for each run.



Sun

Software Stack for Modeling Galactic 3D Structure



Accelerating Radiation Transport Models for the Milky Way

Solution: use a <u>computing accelerator</u>, optimize existing code.

Calculation of Stochastic Heating and Emissivity of Cosmic Dust Grains with Optimization for the Intel Many-Core Architecture

Hundreds of CPU-years

Result: HEATCODE

(HEterogeneous Architecture library for sTochastic COsmic Dust Emissivity)

(open source, code soon to be published) http Troy A. Porter¹, Andrey E. Vladimirov^{1,2}


Physics Laboratory, Stanford University, 452 Lomita Mall, Stanford, CA 94305-4085, USA

untly staight. Their stand pros Their absorption of starlight produces emission spectra from t and properties of the dust grains, and spectrum of the heating radiation field. missions by very small grains. Modeling the absorption of starlight by these t

however, computationally expensive and a significant bottleneck for self-consistent radiation transport codes treating of dust by stars. In this paper, we summarize the formalism for computing the stochastic emissivity of cosmic dust, Hundreds of CPUdays


Stochastic Dust Grain Heating

- Small grains (≤0.1 µm) are important
- Absorption and re-emission is stochastic (non-thermal)
- Grains undergo
 "temperature" spikes,
 characterized by temperature
 distribution
- Evaluation is computationally expensive



Calculation of Stochastic Dust Emissivity

- Input: incident electromagnetic radiation field
- **Intermediate**: "temperature" distribution of grains of all sizes
- Output: spectrum of re-emitted photons
- Method and absorption cross sections: Draine et al. (2001), ApJ, 551, 807



Matrix Formalism for Stochastic Dust Emissivity

Stage 1:

Interpolate (in log space) and convolve the incident RF with the photon absorption cross sections

• Stage 2:

form and solve a quasi-triangular system of linear algebraic equations for the "temperature" distribution

convolve the "temperature" distribution with the grain size distribution and emissivity function

$$T_{ul} = I(\lambda)\sigma(\lambda)\frac{\lambda^3 \Delta E_{ul}}{hc^2}$$
 for $u > l$.

$$I(\lambda)\sigma(\lambda) \equiv \Omega(\lambda)$$

$$\log\left[\frac{\Omega(\lambda)}{\Omega(\lambda_{j-1})}\right] = \frac{\log\left(\lambda/\lambda_{j-1}\right)}{\log\left(\lambda_{j}/\lambda_{j-1}\right)}\log\left[\frac{\Omega(\lambda_{j})}{\Omega(\lambda_{j-1})}\right]$$

$$\sum_{j \neq i} T_{ij} P_j - \sum_{j \neq i} T_{ji} P_i = 0$$

$$T_{ij} = 0, \quad \text{if} \quad i < j - 1$$

$$B_{fj} = \sum_{k=f}^{M} T_{kj} \quad (f > j)$$

$$X_f = \frac{1}{T_{(f-1)f}} \sum_{i=0}^{f-1} B_{fj} X_j$$

sparse memory access

$$vF_{a}(v) = \sigma(v) \sum_{i=0}^{M} P_{i}(a) \Lambda(v, E_{i})$$


$$\Lambda(v, E_{i}) = \begin{cases} 0, & \text{if } E_{i} < hv, \\ \frac{2hv^{4}}{c^{2}} \frac{P_{i}}{\exp(hv/kT_{i}) - 1} \end{cases}$$

$$vF(v) = \int_{a_{\min}}^{a_{\min}} vF_{a}(v)Q(a)da$$

dense linear algebra

transcendental operations

Optimization Roadmap



Dual-socket Intel Xeon E5-2670 CPU
(16 cores total)
versus
Intel Xeon Phi 5110P coprocessor (60 cores)

- Scalar Optimization
- Vectorization
- Thread Scalability
- Memory Access
- Communication

Scalar Optimization: Strength Reduction, Precomputation, Optimized Transcendentals

UNOPTIMIZED IMPLEMENTATION

Combinatorial (non-vectorizable) computation of the index

```
for (int i = 0; i < f; i++) { /* Original, unoptimized implementation */
  const double wl = grainWavelength[gI*tempBins*tempBins + f*tempBins + i];
  if (wl >= wavelength[0] && wl <= wavelength[wlBins-1]) {
    /* The usage of std: lower_bound precludes automatic vectorization */
    const float* wlval = std::lower_bound(&wavelength[0], &wavelength[wlBins-1], wl);
    const int j = wlval - &wavelength[0];
    const double upper = radiationField[j]*absorptionCrossSection[gI*wlBins + j];
    const double lower = radiationField[j]*absorptionCrossSection[gI*wlBins + j-1];
    if ((upper > 0) && (lower > 0)) { /* Power-law interpolation */
        weightedRadiationField[gI*tempBins*tempBins + f*tempBins + i] =
            exp(log(lower) + (log(upper) - log(lower))*
            (log(wl) - log(wavelength[j-1]))/(log(wavelength[j]) - log(wavelength[j-1])));
} }
```

Natural base logarithms and exponentials

Eight transcendental functions, one division per evaluation

Loop in "i" is not vectorizable

Scalar Optimization: Strength Reduction, Precomputation, Optimized Transcendentals

OPTIMIZED IMPLEMENTATION

Precomputed index

```
/* Optimized implementation */
const float upper = radiationField[j]*absorptionCrossSection[gI*wlBins + j];
const float lower = radiationField[j]*absorptionCrossSection[gI*wlBins + j-1];
if (upper > 0.0f) && (lower 0.0f) { /* Single precision constants */
   const double dLogUpperIower = log2f(upper/lower); /* Single precision functions */
   for (int c = 0; c < qCount; c++) { /* This loop will be partially vectorized */
      const int idx = interpolationPatternIndex[qCtr + c]; /* Precomputed indices */
      weightedRadiationField[idx] = lower*exp2f(dLogUppemrLower*interpolationOffs[qCtr+c]);
} } /* Base 2 exponential and logaritam optimized for Xeon and Xeon Phi */</pre>
```

Base 2 logarithms and exponentials

Two transcendental functions, one division per evaluation

Loop in "c" is vectorizable

Vector Optimization: Alignment and Hints

- In Xeon Phi, memory access works best on 64-byte aligned addresses
- By default, compiler does not assume alignment
- Hint to compiler that data is aligned improves performance
- Additional automatic vectorization hints

```
/* Aligning data on 64-byte boundary */
float* rSum=(float*) mm malloc(
  tempBins*tempBins*sizeof(float), 64);
assert(tempBins%16==0);
/* Guarantee alignment to compiler;
Estimate loop count for optimal
vectorization strategy */
#pragma vector aligned
#pragma loop count min(16)
for (int i = 0; i < iMax; ++i) {
  rSum[i] += bMatrix[f*tempBins + i];
  bMatrix[f*tempBins + i] = rSum[i];
```

Vector Optimization: Loop Pattern

- 512 bits vector holds 16 single precision FP numbers
- HEATCODE: padded loop bounds to a multiple of 16 iterations




Figure B.22: Pattern of nested loops in f and i in the first example in Figure B.21 before and after optimization. The optimized loop pattern always has a multiple of 16 iterations in the inner vectorized loop, which is beneficial for performance.

Vector Optimization: Loop Pattern

- 512 bits vector holds 16 single precision FP numbers
- HEATCODE: padded loop bounds to a multiple of 16 iterations

```
/* Unoptimized: traversing matrix
  below the main diagonal */
for (int f = fMax; f >= 1; --f) {

/* Compiler will implement checks
for value of f, and peel the i-loop
if f is not a multiple of 16 */
  for (int i = 0; i < f; ++i) {
    rSum[i] += bMatrix[f*tempBins + i];
    bMatrix[f*tempBins + i] = rSum[i];
}
</pre>
```

```
/* Optimized: inner loop always has
   a multiple of 16 iterations */
for (int f = fMax; f >= 1; --f) {
   const int uB = (f-1)+(16-(f-1)%16)-1;
   const int iMax =
        (uB<=tempBins ? uB : tempBins-1);

for (int i = 0; i <=iMax; ++i) {
   rSum[i] += bMatrix[f*tempBins + i];
   bMatrix[f*tempBins + i] = rSum[i];
}
</pre>
```


Threading Optimization: Exposing Parallelism


- Using an OpenMP parallel region inside of #pragma offload
- Distribute independent incident spectra across threads
- Modified the library interface to accept an array of spectra instead of a single spectrum

```
#pragma offload target(mic)...
{
    #pragma omp parallel for schedule(dynamic)
    for (int iRF = 0; i < nSpectra; i++) {
        InterpolateWeightedRF(wlBins, iRF, ...);
        CalculateTemperatureDistribution(...);
        ComputeEmissivity (...);
    }
}</pre>
```

Threading Optimization: Reducing Per-Thread Memory Footprint

- Problem: 240 threads do not fit in onboard Xeon Phi memory
- Not an issue on the CPU host!
- Solution: reduce per-thread memory footprint
- How: inter-procedural fusion to eliminate unnecessary scratch data passed between functions






Memory Traffic Optimization: Loop Tiling

```
/* Nested loops without tiling.
Array B[] does not fit into cache */
for (int i = 0; i < iMax; ++i)
  for (int j = 0; j < jMax; ++j)
    PerformWork(A[i], B[j]);</pre>
```

```
/* Tiled nested loops */
for (int jj = 0; jj < jMax; jj += T)
  for (int i = 0; i < iMax; ++i)
    for (int j = jj; j < jj+T; ++j)
        PerformWork(A[i], B[j]);</pre>
```




Example: tile size T=2 cache size=3

Cache Misses
Cache Hits

Without Tiling

With Tiling



Cache Hit Rate = 10/16

SLOWER

Cache Hit Rate = 6/16

FASTER

Memory Traffic Optimization: Loop Tiling

```
/* Convolution of temperature distr.
with emissivity function in the
HEATCODE library (UNOPTIMIZED) */
for (int i = 0; i < wlBins; ++i) {
 float sum = 0.0f;
 for (int j = 0; j < qIMax; ++j) {
  const float scaling = ...[i,j];
  float result = 0.0f;
  for (int k = 0; k < tempBins; ++k)
   result +=
            planck[i*tempBins + k]*
      distribution[j*tempBins + k];
  sum += result*scaling;
 trans[i] = sum*wavelength[i]*units;
```

↑ "Before"

"After" →

```
/* OPTIMIZED w/double loop tiling */
for (int jj=0; jj<qIMax; jj+=jTile) {
for (int ii=0; ii<wlBins; ii+=iTile) {
 float result[iTile*jTile];
 for (int c = 0; c<iTile*jTile; c++)</pre>
  result[c] = 0.0f;
#pragma simd
 for (int k = 0; k < tempBins; ++k)
  for (int c = 0; c < iTile; c++) {
  result[(0)*iTile + c] +=
      distribution[(jj+0)*tempBins+k]*
          planck[(ii+c)*tempBins+k];
    result[(1)*iTile + c] +=
      distribution[(jj+1)*tempBins+k]*
         planck((ii+c)*tempBins+k);
    result[(2)*iTile + c] +=
      distribution[(jj+2)*tempBins+k]*
         planck[(ii+c)*tempBins+k];
    result[(3)*iTile + c] +=
      distribution[(jj+3)*tempBins+k]*
            planck[(ii+c)*tempBins+k];
```

Communication Optimization: Data Persistence

↑ Unoptimized:

For every offload,

- Send/receive input & output
- Send model data
- Allocate/deallocate memory

↑ Optimized:

For every offload,

- Send/receive input & output
- Re-use previously sent model data
- Retain memory for use in next offload

Optimization: Heterogeneous Computing with the Offload Model

- Use all available compute devices: CPU + two Xeon Phi
- Same offloaded code in C language for both platforms
- For **load balancing**, split work into chunks (~10⁴ spectra in each), use "boss-worker" model to dynamically distribute chunks

```
#pragma omp parallel for n_threads(3) schedule(dynamic,1)
for (int i = 0; i < nChunks; i++) {
  int iDevice = omp_get_thread_num();
  #pragma offload target(mic: iDevice) if (iDevice > 0)
  { ... }
```



Guided Optimization: VTune

- Intel Vtune Amplifier XE performance analysis for thread-parallel applications on Intel CPUs and Xeon Phi coprocessors
- Finds **bottlenecks** down to a single line of code
- Diagnoses **performance issues**: cache misses, bandwidth utilization, vectorization intensity
- Uses **hardware event-based** data collection: does not slow down application

Intel Vtune Parallel Amplifier XE

General Exploration - Knights Corner Platform


Identify where microarchitectural issues affect the performance of your application Press F1 for more details.

- Analyze general cache usage
- Analyze vectorization usage
- Analyze TLB misses
- ✓ Analyze additional L2 cache events

Function / Call Stack	☆ CPU Time ▼
▶ thXeonPhi::RadiationFieldToTemperatureDistr	659.011s
DthXeonPhi::CalculateEmissivity	202.414s
▶_intel_Irb_memset	124.030s
▶_kmp_wait_sleep	79.249s
▶_kmp_static_yield	46.179s
▶_kmp_yield	5.722s

239	#ifdef HAVE_ICC	
240	<pre>#pragma simd reduction(+: sum)</pre>	
241	#pragma vector aligned	
242	#endif	
243	for (int $i = \theta$; $i < tempBins$; ++i)	8.850s
244	<pre>sum += bMatrix[f*tempBins + i]*x[i];</pre>	70.599s
245		
246	// rTransientMatrixOverDiagonal contains	
247	// (or zeroes if enthalpyDelta == 0, whi	
248	x[f] = sum*rTransientMatrixOverDiagonal[4.325s 🛭
240		


"Double Rewards" of Optimization for MIC



Dual-socket Intel Xeon E5-2670 CPU
(16 cores total)
versus
Intel Xeon Phi 5110P coprocessor (60 cores)

- After optimization, performance on Xeon Phi 620x better
- But the same code is also 125x faster on the Xeon CPU
- Acceleration factor 1.9x
- One code for both platforms, same methods of optimization

Compute Density and Efficiency




Dual-socket Intel Xeon E5-2670 CPU
(16 cores total)
versus
Intel Xeon Phi 5110P coprocessor (60 cores)

- Multiple coprocessors

 and heterogeneous
 computing with only one
 optimized code
- Improvement of compute density and power efficiency

Incremental Porting and Optimization



Future-Proofing Applications for Knights Landing






- Future MIC product: codename Knights Landing
- 14nm Tri-Gate technology. In the past, smaller transistors led to more cores in CPUs.
- Available as stand-alone chip and as PCIe-endpoint coprocessor
- Instruction set AVX-512 published

Summary

- **Intel MIC** accelerator architecture for highly parallel application with support for C/C++/Fortran, OpenMP/MPI
- Same code and same optimization strategies for MIC and for multi-core CPU architectures "double rewards"
- Optimization areas include: scalar math, vectorization, thread scalability, memory traffic and communication
- Porting for Xeon Phi prepares application for future product **Knights Landing** (KNL) MIC platform, 14 nm technology, possibility of usage as a **stand-alone processor**

Colfax Developer Training

- Colfax runs **one-day on-site train-ings** for parallel programming and optimization with Xeon Phi
- Based on original book by Colfax
- In 2014, training is **free** for organizations like LBNL (Intel picks up the tab)
- Multiple practical **optimization examples**, free access to electronic book with source code



http://colfax-intl.com/xeonphi/phi@colfax-intl.com